® 日本国特許庁(JP)

⑩特許出願公開

⑬ 公 開 特 許 公 報 (A) 昭61 - 193456

@Int.Cl.4

識別記号

庁内整理番号

母公開 昭和61年(1986)8月27日

H 01 L 21/316 21/26 21/324 6708-5F 6603-5F 6603-5F

13-5F 案本語

審査請求 有 発明の数 1 (全4頁)

図発明の名称 半導体素子の製造方法

到特 願 昭60-33183

9出 願 昭60(1985)2月21日

川崎市幸区小向東芝町1番地 株式会社東芝総合研究所内 山形県西置賜郡小国町大字小国町378番地 東芝セラミツ

クス株式会社小国製造所内

⑩発 明 者 白 井 宏

山形県西置賜郡小国町大字小国町378番地 東芝セラミッ

クス株式会社小国製造所内

· @発: 明 者 渡 辺· 正 晴

東京都新宿区西新宿1丁目26番2号 東芝セラミツクス株

式会社内

⑪出 願 人 株 式 会 社 東 芝

川崎市幸区堀川町72番地

⑪出 願 人 東芝セラミツクス株式

東京都新宿区西新宿1丁目26番2号

会社

②代 理 人 弁理士 鈴江 武彦

外2名

明細翻

1. 発明の名称

半導体素子の製造方法

2. 特許請求の範囲

- (1) シリコンウェハの表面に熱酸化膜を形成する工程を含む半導体系子の製造方法において、前記熱酸化膜を形成する工程の直前に、水素を含む雰囲気中で前記シリコンウェハを1100 [で]以上の温度で熱処理することを特徴とする半導体系子の製造方法。
- ② 前記熱処理の時間を、1分以下に設定したことを特徴とする特許請求の範囲第1項記載の半導体素子の製造方法。
- (3) 前記無額化膜は、ゲート酸化膜であることを特徴とする特許請求の範囲第1項記載の半導体素子の製造方法。
- (4) 前記熱処理するに限し、ハロゲンランプ等の 光加熱により前記シリコンウェハの袋面を 1100 [で]以上の温度に加熱することを特徴 とする特許請求の範囲第1項記載の半導体素子の

製造方法。

3. 発明の詳細な説明

(発明の技術分野)

本発明は、半導体素子の製造方法に係わり、特にシリコンウェハの表面に形成される熱酸化欝中の欠陥発生を抑えた半導体素子の製造方法に関す

(発明の技術的背景とその問題点)

従来、ゲート酸化膜を形成する相合、ゲート酸化の直前にRCA処理(文献:N. Kern and D. W. Puotinen、"RCA Review"。31.187(1970))等の薬品による清浄を行った彼、純水洗浄を行っている。この場合、純水洗浄によって、必ず自然酸化膜が7~15[人]形成されることになる。

一方、近年の半導体集積回路の高築積化は目覚ましく、素子の散細化及び脚膜化に対する要求は極めて厳しいものがある。そして、高集積回路に用いられるゲート酸化膜の厚さとして100 [人]以下を要求される場合もでている。このため、前

- 1 -

記した自然酸化膜のゲート酸化膜に及ぼす影響は 大きい。

(発明の目的)

本発明は上配の事情を考慮してなされたもので、その目的とするところは、熱酸化膜の形成工程でその酸化膜に取り込まれる欠陥を効果的に低減することができ、素子特性の向上等をはかり得る半導体系子の製造方法を提供することにある。(発明の概要)

本発明の母子は、シリコンウェハを水漿雰囲気中で熱処理することにより、シリコンウェハ表面の不燃和結合に水素を結合させ、熱限化膜を形成

- 3 -

第1図(a)~(e)は本発明の一実施例方法に係わるMOSキャパシタ製造工程を示す所面図である。まず、CZ法により形成されウェハ状に切り出された面方位(100)。比抵抗5~20[Qaa]のシリコンウェハを用い、1000[℃]で水素燃焼酸化を100分間行い、第1図(a)に示す如くシリコンウェハ11の表面に厚さ5000[人]の熱酸化膜12を形成した。

次いで、第1図(b)に示す如く全面にレジスト13を塗布したのち、写真触刻法によりゲート酸化膜形成領域の酸化膜12をエッチング除去した。その後、第1図(c)に示す如くRCAリンス処理と水洗により上記シリコンウェハ11を洗浄した。このとき、ウェハ11の露出表面には、強い自然酸化膜14が形成される。

次いで、シリコンウェハ11の表面に、例えば ハロゲンランプを照射し、ウェハ表面温度を 1100 [℃] まで上昇させ、1.0 [%] の水素 を含むアルゴンガス中に1分間晒し、第1図(d) に示す如く前紀自然酸化酸14を除去した。この する際の電気伝導上の欠陥発生を抑制することにある。

即ち本発明は、シリコンウェハの表面に無酸化膜を形成する工程を含む半導体素子の製造方法において、前記無酸化膜を形成する工程の直前に、水素を含む雰囲気中で前記シリコンウェハを1100[で]以上の過度で(望ましくは1分以下の時間)熱処理するようにした方法である。(発明の効果)

(発明の実施例)

以下、本発明の詳細を図示の実施例によって説明する。

- 4 -

とき、シリコンウェハ 1 1 の表面の不飽和結合に は水 緊 原子 が 結合されることになる。

次いで、上記第1図(d)に示す工程のので、 20 [%]の乾燥酸素を含むアルゴンガス中で900 [℃]20分間シリコンウェハ11を酸化し、第1図(e)に示す如くシリコンク・ハ11の表面に厚さ40 [入]の熱酸化膜(ゲート酸化した。を形成したよりの5 によりの5 によりの6 の抵抗を低下させた後、写真触刻法によりゲート電極パターンを形成した。

上記形成された試料の耐圧不良率を制定したところ、第2図に示す如き結果が得られた。ここで、図中Aは本実施例による場合、Bは従来例の場合である。なお、いずれの場合も、ゲート面積は10[mm²]、ゲート酸化膜厚は50[入]とした。第2図から判るように、本実施例の場合、従来例に比して、酸化膜の耐圧不良率が飛躍的に改

善されることが判る。

このように本実施別方法によれば、シリコンウェハ11の表面に形成される熱酸化膜15の欠陥 密度を碧しく低波させることができる。このため、半導体兼積回路の高集積化に大きな効果が得られる。例えば、ゲート酸化酶の環膜化を容易にし、MOS素子の動作特性向上及び信頼性の向上が可能となる。

るのが望ましい。

また、実施例ではMOSキャパシタの製造に応用したが、MOSFET及びMOS集積回路は勿論のこと、他の熟酸化膜を有する半導体素子の製造に適用することが可能である。その他、本発明の要目を逸脱しない範囲で、種々変形して実施することができる。


4. 図面の簡単な説明

第1図(B)~(E)は本発明の一実施例方法 に低わるMOSキャパシタ製造工程を示す断面図、 第2図は上記実施例の効果を説明するためのもの で熟酸化膜の耐圧不良率を示す特性図である。


1 1 … シリコンウェハ、1 2 … 熱酸化酸、1 3 … レジスト、1 4 … 自然酸化膜、1 5 … 熟酸化膜(ゲート酸化膜)、1 6 … 医加多結晶シリコン関(ゲート電板)。

出願人代理人 弁理士 修江武彦

-8-



第 2 図



PATENT ABSTRACTS OF JAPAN

(11)Publication number:

61-193456

(43)Date of publication of application: 27.08.1986

(51)Int.CI.

H01L 21/316 H01L 21/26 H01L 21/324

(21)Application number: 60-033183

(71)Applicant:

TOSHIBA CORP

TOSHIBA CERAMICS CO LTD

(22)Date of filing:

21.02,1985

(72)Inventor: YAMABE KIKUO


TAKAI NORIHEI SHIRAI HIROSHI

WATANABE MASAHARU

(54) MANUFACTURE OF SEMICONDUCTOR ELEMENT

(57)Abstract:

PURPOSE: To suppress the generation of lattice defects related to conductivity in a process of the formation of a thermal oxide film by a method wherein hydrogen is caused to join unsaturated bonds in a silicon wafer surface when the silicon wafer is subjected to heat treatment in a hydrogen atmosphere. CONSTITUTION: A thermal oxide film 12 is formed on the surface of a silicon wafer 11, a resist 13 is applied to the entire surface, and then etching is accom plished for the removal of the thermal oxide film 12 from a region planned for the formation of a gate oxide film. The silicon wafer 11 is then subjected to an RCA rinse and washing with water for the formation of a thin natural oxide film 14. Next, the wafer 11 is irradiated with light from a lamp, a halogen lamp for example, for the rise of the wafer surface temperature up to 1,000[° C], and is left for a minute in argon gas including some hydrogen. In this process, unsaturated bonds present in the surface of the silicon wafer 11 accept hydrogen atoms for saturation. Next, a thermal oxide film 15 is formed on the wafer surface, which is followed by the formation of a polycrystalline silicon film 16.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2003 Japan Patent Office

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The annealing approach of the InP single crystal characterized by heat-treating an InP ingot or an InP wafer at 800-degree-C or more temperature of 1060 degrees C or less.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the annealing approach of removing the stress in an InP single crystal.

[0002]

[Description of the Prior Art] An InP single crystal substrate grows up an epitaxial layer mainly on it, and is used as a substrate for manufacturing semiconductor laser. However, if surface morphology is bad when growing up an epitaxial layer on the single crystal substrate with which stress exists, problems -- a good electrical property is not acquired -- arise. It is generated with the thermal stress under single crystal growth, and the stress in a single crystal substrate remains during a crystal, without being eased also after it processes it in the shape of [thin] a wafer. In order to obtain a single crystal substrate without stress, it is necessary to raise a single crystal on the conditions that thermal stress is small but, and in order to raise a single crystal under the big temperature gradient of 50 degrees C/cm or more in the case of an LEC method, it is not avoided that big thermal stress is applied and stress occurs. Productivity of the problem was very bad although there were the vapor pressure control LEC method and perpendicular Bridgman method which raise an InP single crystal under inclination whenever [low-temperature / with small thermal stress] and which perform an LEC method in the Lynn ambient atmosphere as approaches.

[The technical problem which invention will solve and to carry out] The purpose of this invention offers the approach of manufacturing an InP single crystal substrate without stress for high productivity. It mentioned above that there were a vapor pressure control LEC method and a perpendicular Bridgman method as a single crystal growth method which stress does not produce. B-2 O3 which is liquid encapsulant when the temperature gradient of a crystal training interface is made small in an LEC method Upside temperature becomes high and it is B-2 O3. Lynn will slip out from the front face of a single crystal ingot out of which it came upwards. In order to prevent this Lynn omission, the vapor pressure control LEC method applied the moderate partial pressure of the Lynn steam into the ambient atmosphere. In order to prevent the steam of Lynn pulling up in this approach, and condensing to a furnace wall, the interior is made into double structure, and the device maintained at the temperature to which Lynn does not condense an inside wall is required, and it is necessary to devise a seal to the appearance to which the Lynn steam does not leak from an inside wall further. Thus, as a result of the structure in a furnace becoming complicated, cleaning in the furnace for every single crystal growth becomes complicated, and the problem that the operating ratio of a furnace falls arises. Moreover, as a result of making small the temperature gradient at the time of single crystal growth, the diameter controllability worsened, therefore the probability of polycrystal-izing or twin crystal generating became high, and the problem that single crystal yield falls is also produced. [0004] Polycrystal generates a perpendicular Bridgman method from the part by the wetting of a raw material and a crucible, and single crystal yield has come [on the other hand] to be put in practical use as means of production of a single crystal very low. An LEC method is the only thing which is the technique in which productivity is the highest, and is used for raising an InP single crystal although current and an InP single crystal are produced. However, since the temperature gradient of a crystal growth interface is large in cm and 50 degrees C /or more, stress will occur with thermal stress. As mentioned above, by the singlecrystal-growth approach that single crystal yield is high, stress arises during a crystal and there is a problem that single crystal yield is very bad, in a single crystal growth method which stress does not generate. This invention is an approach for obtaining the single crystal substrate which solves the above-mentioned problem and does not have stress by high yield.

[0005]

[Means for Solving the Problem] MLEC which impressed the usual big LEC method or usual big magnetic field of a temperature gradient where single crystal growth was excellent in productivity in this invention -- it supposes that it carries out by law and the stress produced during single crystal growth by subsequent annealing is removed. Although ingot annealing had already been performed in GaAs, this purpose improves the homogeneity of an electrical property chiefly, and it was not performed in order to remove stress (refer to JP,51-142270,A, JP,61-8917,A, and JP,61-185923,A).

[0006] As a result of repeating various examination, the artificer found out that the stress produced during single crystal growth was removable by annealing at the temperature below 800-degree-C or more melting point. ****** [annealing / the ingot which raised the single crystal is still sufficient as it, and] after processing this annealing in the shape of a wafer. On the occasion of annealing, it is necessary to prevent that Lynn evaporates from a crystal front face in annealing. As the means, annealing is performed in the Lynn steam of the pressure more than the dissociation pressure of InP, or a phosphine ambient atmosphere, or it is B-2 O3. The method of performing annealing in inside is raised. Furthermore, a programming rate and a cooling rate should avoid rapid heating quenching, and should select it within limits in which a crystal does not receive stress. Although specifically based also on the magnitude of a crystal, the programming rate should be carried out in 100 degrees C /or less, and the cooling rate should be carried out in 50 degrees C/o'clock or less o'clock. Moreover, as for the case of a wafer, in the case of an ingot, for 20 - 60 minutes is usually required for 15 to 30 hours that, as for annealing time amount, a crystal should just become homogeneity temperature.

[0007]

[Function] By carrying out temperature management strictly, this invention prevents distorted generating under crystal by maintaining a crystal to equilibrium.

[0008]

[Example] The S dope InP single crystal ingot raised in the example 1 LEC method was heat-sealed with the degree of vacuum of 1x10-5Torr in quartz ampul with red phosphorus. When it all evaporated in annealing temperature, the red phosphorus put in at this time adjusted the amount so that it might become one atmospheric pressure. The ampul heat-sealed succeedingly was set in the soaking pit, and 1000 degrees C and annealing of 20 hours were performed. The programming rate at this time carried out [degrees C / // 100] the cooling rate in 50 degrees C/o'clock in o'clock. After [annealing termination] periphery grinding and a slice were performed, and, finally the double-sided mirror wafer with a thickness of 350 micrometers was made. On the other hand, after raising in an LEC method, the ingot which did not perform annealing was processed similarly and the double-sided mirror wafer with a thickness of 350 micrometers was made to it. Although slip line-like stress was seen by the wafer which did not perform annealing at the periphery as a result of observing both stress with an infrared transmission method, stress was not observed at all by the wafer which performed annealing.

[0009] Only the Sn dope InP single crystal ingot raised in the example 2 LEC method was heat-sealed in quartz ampul with the degree of vacuum of 1x10-5Torr. The ampul heat-sealed succeedingly was set in the soaking pit, and 800 degrees C and annealing of 20 hours were performed. The programming rates and cooling rates at this time are 100 degrees C/[o'clock and] and 50 degrees C/o'clock, respectively. The double-sided mirror wafer with a thickness of 350 micrometers was made to this ingot after annealing termination. Moreover, the ingot which did not perform annealing also observed finishing and stress to the double-sided mirror wafer with a thickness of 350 micrometers. Consequently, although the stress of the symmetry was observed 4 times by the wafer which did not perform annealing, stress was not observed with the wafer which performed annealing.

[0010] When the Sn dope InP single crystal ingot raised in the example 3 LEC method was processed into the double-sided mirror wafer with a thickness of 350 micrometers and stress was observed, the stress of the symmetry was observed 4 times. It is PH3 about this wafer. 900 degrees C and annealing for 30 minutes were performed in the air current. The programming rates and cooling rates at this time are 50 degrees C/ [o'clock and] and 30 degrees C/o'clock, respectively. It did not try to be removed by stress when the stress of this wafer was again observed after annealing termination.

[Effect of the Invention] By the annealing approach of this invention, the stress produced during single crystal growth can be removed, and an InP single crystal substrate without stress can be manufactured by high yield. By using this single crystal substrate, upgrading and the improvement in yield in an epitaxial layer are attained, and the improvement in the engine performance and the improvement in yield of a device

in a laser diode etc. are attained.

[Translation done.]